X-1141 US PATENT Conf. No.: 3152

## AMENDMENTS TO THE SPECIFICATION

Please replace paragraph [0034] with the following paragraph in order to remedy typographical errors:

In accordance with one variation of the present invention, bias voltages applied to the well regions of the transistors used in inverters 301<sub>1</sub>-301<sub>M</sub> can be controlled to control the delay of delay element 205<sub>1</sub> (See, Fig. 3). Similar control is also exercised over delay elements 205<sub>2</sub>-205<sub>N</sub>. For example, if p-channel FET 311 310 is fabricated in an n-well region, and n-channel FET 312 320 is fabricated in a p-well region, then a higher bias voltage applied to the n-well region and a lower bias voltage applied to the p-well region will result in a relatively small signal delay through the associated inverter 301<sub>1</sub>. Conversely, a lower bias voltage applied to the n-well region and a higher bias voltage applied to the p-well region will result in a relatively large signal delay through the associated inverter 301<sub>1</sub>. Thus, during high frequency operation, a high bias voltage is applied to the n-well region and a low bias voltage is applied to the p-well region. During low frequency operation, a low bias voltage is applied to the n-well region and a high bias voltage is applied to the p-well region.